


Shark Bay Mobile

Page 01:	Block Diagram
Page 02:	Platform
Page 03:	CPU-1 (Host Bus)
Page 04:	CPU-2 (DDR3L)
Page 05:	CPU-3 (Display/Reserved)
Page 06:	CPU-4 (Power)
Page 07:	CPU-6 (Power & GND)
Page 08:	CPU-5 (GND)
Page 09:	DDR3L SODIMM 0
Page 10:	DDR3L SODIMM 1
Page 11:	DGPU-1 (PCI-E Host)
Page 12:	DGPU-2_N14P_MEM Interface
Page 13:	DGPU-3_N14P_FrameA GDDR5 I
Page 14:	DGPU-4_N14P_FrameA GDDR5 II
Page 15:	DGPU-5_N14P_FrameC GDDR5 I
Page 16:	DGPU-6_N14P_FrameC GDDR5 II
Page 17:	DGPU-7 (Display Interface)
Page 18:	DGPU-8 (Thermal & GPIOs)
Page 19:	DGPU-9 (Power & GND)
Page 20:	DGPU-10 (Power Control)
Page 21:	DGPU-11 (Power Sequence)
Page 22:	PC1-1 (HDA/ITAG/SATA)
Page 23:	PC1-2 (CLK)
Page 24:	PC1-3 (LPC/SMBUS)
Page 25:	PC1-4 (DMLFDI)
Page 26:	PC1-5 (PCLDDI)
Page 27:	PC1-6 (GPIO/MISC)
Page 28:	PC1-7 (PCIE/USB)
Page 29:	PC1-8 (Power)
Page 30:	PC1-9 (Power)
Page 31:	PC1-10 (GND)
Page 32:	eDP Connector & Conn/CAM
Page 33:	LED Driver IC/LED_8051
Page 34:	KBC KB3930Q(FBI)
Page 35:	Card Reader/TPM
Page 36:	USB 3.0/USB3.1 Conn/ iCharger
Page 37:	HDMI Repeater
Page 38:	DP with Repeater
Page 39:	Audio CODEC/Audio AMP
Page 40:	CPU FAN/ BTB CONN
Page 41:	INTEL Clarkville LAN(I217LM)
Page 42:	HDD With Repeater
Page 43:	SSD/ DGPU FAN
Page 44:	WLAN /Camera/ClickPad/FP
Page 45:	M Power
Page 46:	TBT Power 5V->12V
Page 47:	Battery Select/Charger
Page 48:	System Power
Page 49:	+1.35VDDIMM/+0.675VRUN
Page 50:	+1.05VRUN / +1.5VRUN
Page 51:	DGPU POWER NVVDD
Page 52:	DGPU POWER FBVDDQ
Page 53:	CPU Power (ISL95812HRZ)
Page 54:	EMI/Impedence
Page 55:	Screw/ME
Page 56:	[A] Audio
Page 57:	[A] USB3.0 CNT-2/-3
Page 58:	[B] LED Board
Page 59:	[C] Power SW Board
Page 60:	Power Delivery Chart
Page 61:	Power on Block Diagram
Page 62:	Power on Sequence
Page 63:	Power down Sequence
Page 64:	TBT_FR_Misc
Page 65:	TBT_FR
Page 66:	FR_PCIE_TBT
Page 67:	Vcc_Vss
Page 68:	TBT_Power
Page 69:	History



SCHEMATIC ANNOTATIONS AND BOARD INFORMATION


Voltage Rails

Voltage	Description	Control Signal
PWR_SRC	AC ADAPTER OR BATTERY IN	
+5VALW	5.0V always on power rail	PWR_SRC
+3VALW	3.3V always on power rail	PWR_SRC
+5VSUS	5.0V power rail	SUS_ON
+3VSUS	3.3V power rail	SUS_ON
+1_35VDIMM	1.35V DDR3L power rail (off in S4-S5)	DIMM_ON
+0_675VRUN	0.675V DDR3L Termination voltage (off in S3-S5)	PM_SLP_S3#
+5VRUN	5.0V switched power rail (off in S3-S5)	RUN_ON
+3VRUN	3.3V switched power rail (off in S3-S5 / M0)	RUN_ON
+1_5VRUN	1.5V switched power rail (off in S3-S5)	RUN_ON
+VCC_CORE	1.8V Core Voltage for Processor	EC_ALLSYSPG
+1_05VRUN	1.05V rail for Processor	RUN_ON
NVVD	V Core Voltage for nVIDIA dGPU	NVVD_EN
+3V3_NV	3.3V PEX power rail (off in Optimus OFF)	DGPU_PWR_EN#
FBVDDQ	1.35V FB / GDDR5 power rail (off in Optimus OFF)	FBVDDQ_ON
PEX_VDD	1.05V PLL power rail (off in Optimus OFF)	NVVD_EN

Net Naming Conventions

Suffix
= Active Low Signal
Prefix
H = Host
M = DDR Memory
TP = Test Point (does not connect anywhere else)
FB = DGPU VRAM
VIAxxx = Like Test Point, but using VIA.


PCB Footprints



POWER STATES

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+V*ALW	+*VSUS	+*VRUN	Clocks
S0(Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3(Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

Note : WHEN AC MODE , System turn on and +V*SUS always keep high






Haswell (DMI,PEG,FDI)

PEG_RCOMP
Width:12 mils
Spacing:15 mils
Length:400 mils




Haswell (CLK,MISC,JTAG)


SM_RCOMP_0/1/2 : 15/20/25/15/20/25
SM_RCOMP_0/1/2 Length max: 500mil



p.11 479493_479493_SharkBay_HSW_ext_rev2.0.pdf
Processor JTAG (TDI, TDO, TMS, TRST#, TCK) signals,
PREQ# and PRDY# signals have adequate
internal bias resistances to support the removal of the
external pull up and pull down on the board
when debug is no longer needed.



Haswell (DDR3L)





To eDP Panel

The diagram illustrates the connection of the eDP Panel to the system. It shows two main connection points, TPJNC1 and TPJNC2, which are connected to various NCTF (Non-Contact Thermal Feedback) components. The connections are as follows:

- TPJNC1** is connected to:
 - NCTF B3 A3 (A3)
 - NCTF A4 (A4)
- TPJNC2** is connected to:
 - NCTF A51 (A51)
 - NCTF A52 B52 (A52)
 - NCTF A53 B53 (A53)
 - NCTF B2 C3 (B2)
 - NCTF B3 A3 (B3)
 - NCTF A52 B52 (B52)
 - NCTF A53 B53 (B53)
 - NCTF B54 C54 (B54)
- BC1** is connected to:
 - NCTF BC1 (BC1)

The connections are labeled with the component names and their respective IDs (A3, A4, A51, A52, A53, B2, C3, B3, A3, B52, B53, B54, and BC1). The diagram also shows a dashed line indicating the connection to the eDP Panel.



10 OF 12

To eDP Panel

U1L

TPJNC1

NCTF B3 A3 A3
NCTF A4 A4 DAISY_CHAIN DAISY_CHAIN

TPJNC2

NCTF A51 A51 DAISY_CHAIN
NCTF A52 B52 A52 DAISY_CHAIN
NCTF A53 B53 A53 DAISY_CHAIN

NCTF B2 C3 B2 DAISY_CHAIN
NCTF B3 A3 B3 DAISY_CHAIN

NCTF A52 B52 B52 DAISY_CHAIN
NCTF A53 B53 B53 DAISY_CHAIN
NCTF B54 C54 B54 DAISY_CHAIN

NCTF BC1 BC1 DAISY_CHAIN
NCTF BC54 BC54 DAISY_CHAIN
NCTF BE1 BD1 BD1 DAISY_CHAIN

NCTF BE54 BD54 BD54 DAISY_CHAIN
NCTF BE1 BD1 BE1 DAISY_CHAIN
NCTF BF2 BE2 BE2 DAISY_CHAIN
NCTF BF3 BE3 BE3 DAISY_CHAIN
NCTF BF62 BE52 BE52 DAISY_CHAIN
NCTF BE53 BF53 BE53 DAISY_CHAIN
NCTF BE54 BD54 BE54 DAISY_CHAIN
NCTF BF2 BE2 BF2 DAISY_CHAIN
NCTF BF3 BE3 BF3 DAISY_CHAIN
NCTF BF4 BF4 BF4 DAISY_CHAIN

TPJNC8

CFG2

1 = Normal operation
0 = Lane numbers reversed.

MSR Privacy Bit Feature

CFG3

1 = Debug capability is determined by IA32_Debug_Interface_MSR (0xC80) bit[0] setting
0 = IA32_Debug_Interface_MSR (0xC80) bit[0] default setting overridden

eDP enable


CFG4

1 = Disabled
0 = Enabled


PCI Express* Bifurcation

CFG15


00 = 1 x8, 2 x4 PCI Express



22uF x 20 /0603
C11-2267313-T04




10uF x 4 /0603
C11-1067333-Y01





	Haswell	Boardwell
R231	No Stuff	Stuff
C284	No Stuff	Stuff
C271	No Stuff	Stuff
R12	No Stuff	Stuff
R11	No Stuff	Stuff


2014.2.20 Modify for Haswell CPU



Haswell (POWER)




CLK and DATA Misatch 2000mils
SVID total Length not over 6"




If XDP not implemented, then Route Processor PWR_DEBUG as a test point. This Test point must be clearly labeled


Haswell (Power & GND)






Haswell (GND)








SODIMM#A







M1(used for S3)
M3(used for S0), maybe to over-ride
Active when soft-start



SODIMM#B







ALL PINS NC FOR GF117	
DPIC02D0	LVDS
DPA_L3 DPA_L3	IFPA_TXC IFPA_TXC
DPB_L3 DPB_L3	IFPB_TXC IFPB_TXC
DPA_L2 DPA_L2	IFPA_TXD0 IFPA_TXD0
DPA_L1 DPA_L1	IFPA_TXD1 IFPA_TXD1
DPA_L0 DPA_L0	IFPA_TXD2 IFPA_TXD2
DPB_L2 DPB_L2	IFPB_TXD0 IFPB_TXD0
DPB_L1 DPB_L1	IFPB_TXD1 IFPB_TXD1
DPB_L0 DPB_L0	IFPB_TXD2 IFPB_TXD2
DPB_L3 DPB_L3	IFPB_TXD3 IFPB_TXD3
DPB_L2 DPB_L2	IFPB_TXD4 IFPB_TXD4
DPB_L1 DPB_L1	IFPB_TXD5 IFPB_TXD5
DPB_L0 DPB_L0	IFPB_TXD6 IFPB_TXD6
	IFPB_TXD7 IFPB_TXD7

**BG9A008
COMMON**

8/17 IFPEF

ALL PINS NC FOR GF117		DVI-DL	DVI-SL/HDMI	DP
IFPEF_PLLVDD	AB6	ICZY_SDA ICZY_SCL	ICZY_SDA ICZY_SCL	IFPE_AUX IFPE_AUX
IFPEF_RSET	AD6	TXC TXC	TXC TXC	IFPE_L3 IFPE_L3
NC FOR GK208		TXD0 TXD0	TXD0 TXD0	IFPE_L2 IFPE_L2
		TXD1 TXD1	TXD1 TXD1	IFPE_L1 IFPE_L1
		TXD2 TXD2	TXD2 TXD2	IFPE_L0 IFPE_L0
		NC FOR GK208		
		HPD_E	HPD_E	GPIO18
			ICZ2_SDA ICZ2_SCL	IFPE_AUX IFPF_AUX
		TXD3 TXD3	TXD0 TXD0	IFPF_L3 IFPF_L3
		TXD4 TXD4	TXD1 TXD1	IFPF_L2 IFPF_L2
		TXD5 TXD5	TXD2 TXD2	IFPF_L1 IFPF_L1
		NC FOR GK208		
			HPD_F	GPIO19

IFPE

IFPF

R262
X_10KR0402

R273
X_10KR0402

R274
X_10KR0402

Diagram illustrating the IFPD (Internal Frequency Divider) block configuration for the BCASOR COMMON section.

The IFPD block is connected to various pins and components:



- IFPD_RSET** (Pin AN2)
- IFPD_PLLVDD** (Pin AG7) connected to **R266 X_10KR0402**
- IFPD_IQVDD** (Pin AG6) connected to **R275 X_10KR0402**
- GPIO17** (Pin M6)

The IFPD block is divided into two main functional areas:

- DV/HDMI** (Left side):
 - I2CX_SDA, I2CX_SCL
 - TXC, TXG
 - TXD0, TXD1, TXD2, TXD3
- DP** (Right side):
 - IFPD_AUX, IFPD_L3, IFPD_L2, IFPD_L1, IFPD_L0, IFPD_I0


A note indicates: **ALL PINS NC FOR GF117**.

[illegible]





Pin Name	Normal function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	FB_CLAMP_MON	I	FB Clamp monitor	
GPIO1	NC	O		
GPIO2	NC	O		
GPIO3	NC	O		
GPIO4	NC	O		
GPIO5	NC	O		
GPIO6	FB_CLAMP_TGL_REQ	O	FB Clamp toggle request	
GPIO7	NC	O		
GPIO8	OVERT	I	Thermal Over Temperature	100K pull-up
GPIO9	ALERT	I/O	Active Low Thermal Alert	100K pull-up
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO11	PWM_VID	O	GPU Core VDD PWM control signal	
GPIO12	PWR_LEVEL	I	AC power detect	100K pull-up
GPIO13	SPI	O	Phase Shedding	10K pull-up
GPIO14	NC	I		
GPIO15	NC	I		
GPIO16	NC	O		
GPIO17	NC	I		
GPIO18	NC	I		
GPIO19	NC	I		
NC	NC			


DGPU_Power Control




PEX_VDD




Discharge Circuit



20140303 add



GPU POWER ON SEQUENCE



NOTES: The ramp time for any rail must be more than 40 us.
The total time for all rails to ramp up should be within 6ms.
A power rail has to ramp up to 90% before the next rail in sequence can start ramping up.
No signal should be applied to the GPU before the power rails are fully ramped

NOTES: For optimus system, VDD33 usually drops down earlier than NVVDD and FBVDDQ.


NOTES: All rails must be powered off within 10 ms from the first rail powering off.

GC6 TIMING


	Min	Max	Unit	Description
T1	0	10	mS	GPU asserts toggle request to GB_CLAMP assertion
T2	0	1	mS	Assertion of FB_CLAMP to de-assertion of toggle request
T3	0	10	mS	De-assertion of toggle request to GPU PWR_EN=0
T4	0.01	1	mS	PEX reset assertion to GPU PWR_EN de-assertion
T5	0.1	5	mS	GPU power stable to de-assertion of PEX reset
T6	3.3		mS	De-assertion of PEX reset to toggle request assertion
T7	0	1	mS	Assertion of toggle request to de-assertion of FB_CLAMP
T8	0	1	mS	De-assertion of FB_CLAMP to de-assertion of toggle request
T9	TBD	TBD	mS	GPU power enable to GPU ready for normal operation

Notes: *System designers should minimize T1,T3,T4,T5,T6,and T7 to increase the time spent in GC6.
This increased GC6 residency will improve both power savings and user experience.
**If 10 ms expires for T1, the GPU will de-assert FB_CLAMP_TGL_REQ# and abort the GC6 entry procedure.
FB_CLAMP should never assert outside an FB_CLAMP_TGL_REQ# handshake.

GC6 ENTRY SEQUENCE (NOT support)




GC6 EXIT SEQUENCE



Lynx Point (HDA/JTAG/SATA)

SKU	High Speed SATA I/O Ports					
	SATA-0	SATA-1	SATA-2	SATA-3	SATA-4	SATA-5
HM87	GEN3	GEN3	GEN2	GEN2	GEN3	GEN3
HM86	GEN2	N/A	GEN2	N/A	GEN3	GEN3




Flash Descriptor Security Protect	
HDA_SDO	Low = Enable High = Disable

SPK The Signal has a weak internal pull-down
Note: the internal pull-down is disabled after PLTRST# deasserts.
If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode
(Panther Point will disable the TCO Timer system reboot feature)


Lynx Point (Clock)

PCIe devices or addin cards that do NOT support CLKREQ# functionality should not route this signal to PCH.
Intel recommends terminating PCIeCLKREQ# pin on PCH with 10 k Ω \pm 10% external pull-up resistor instead of No Connect.
Only PCIeCLKRQ[2:1]# on PCH are core well powered. All other PCIeCLKRQx# are suspend well powered.






The CLKREQ# function can be disabled via intel management engine FW .Please refer to INTEL ME FW Bring up guide for configuring/disabling CLKREQ#

Lynx Point (LPC,SMBUS)






20140310 0A先上socket,N14-0080030-L06
顆粒,M31-25Q6402-E17
(0A Footprint共用SPIFLASH8 is Socket footprint)



Lynx Point (DMI,FDI)

20140127 add




2014.3.2 NON AMT
non-AMT R793 stuff
ANT

R793 unstuff

EC delay 99ms

20140306 modify




APWROK
not supporting Intel AMT , it can be connected to PWROK

GPIO31 : If not used,require pull up +3VSUS

DSWVRMEN - On Die DSW VR Enable
HIGH : Enable internal 1.05V regulator
LOW : Disable


DPWROK
Without deep s4/s5 support tied together with RSMRST#



GPIO Setting : Ref 486708_LPT_EDS Section2.18

PLL ON DIE VR_ENABLE	
GPIO62	Internal pull high (Enable)
	Low: Disable

Lynx Point (PCI,DDI)



GPIO Setting

PLL ON DI

GPIO28

U7F

LPT_PCH_M_EDS

BMBUSY#/GPIO0

TACH1/GPIO1

TACH2/GPIO6

TACH3/GPIO7

GPIO8

LAN_PHY_PWR_CTRL/GPIO12

GPIO15

SATA4GP/GPIO16

TACH0/GPIO17

SCLOCK/GPIO22

GPIO24

GPIO27

GPIO28

GPIO34

GPIO35/NMI#

SATA2GP/GPIO36

SATA3GP/GPIO37

SLOAD/GPIO38

SDATAOUT0/GPIO39

SDATAOUT1/GPIO48

SATA5GP/GPIO49

GPIO57

TACH4/GPIO68

TACH5/GPIO69

TACH6/GPIO70

TACH7/GPIO71

VSS

VSS

VSS

VSS

CPU/Misc

GPIO

NCTF

TP14

AN10

AY1

PECI

RCIN#

AT6

AV3

PCH_THRMTRIP#_R

R80

390R0

AU4

N10

A2

A41

A43

A44

B1

B2

B44

B45

BA1

BC1

BD1

BD2

BD44

BD45

BE2

BE3

D1

E1

F45

A4

R81


R80

PLL ON DIE VR_ENABLE	
GPIO28	Internal pull high (Enable)
	Low: Disable



—————

36 USBSMI#

20140127 add 41 LAN_DISABLE# <<—
64 GPIO_5_PLUG_EVENT >>—




20140206 add



Lynx Point (PCIE,USB)

Intel Lynx Point ECHI USB(2.0) debug transport 需接Port1 or Port9

2014.2.24 Modify to four lanes TBT



USB			
USB 2.0	USB 3.0	Device	Note
0	1	USB 3.0 Port 1	16H3A
1	2	USB 3.0 Port 2	16H3A
2			
3			NC
4			NC
5			NC
6			NC
7		EPF021	3 色KBC
8	3	USB 3.0 Port 5	16H31
9	4	USB 3.0 Port 6	no use
10		WLAN	
11		WebCam	
12		SECOND DISPLAY	
13			NC

HM86 沒USB3.0 PORT 5, 6


msi MICRO-STAR INT'L CO.,LTD.

Title			PCH-7 (PCIE,USB)
Size	Document Number	Rev	0B
Date:	Tuesday, May 20, 2014	Sheet	28 of 69



The diagram illustrates the +1.5V_RUN power plane, showing the distribution of power from the LPT_PCH_M_EDS block to various components. The components are connected to the +1.5V_RUN rail through various capacitors and resistors. The components are labeled as follows:

- LPT_PCH_M_EDS** (Main power source)
- GRT DAC** (VCCADAC1_5, VSS, VCCADACBG3_3)
- FDI** (VCCVRM, VCCIO, AN34, AN35)
- HVCMOS** (VCC3_3_R30, VCC3_3_R32, R30, R32)
- DCPSUS1** (Y12, AJ30, AJ32)
- DCPSUS3** (AJ26, AJ28, AK20, AK26, AK28)
- USB3** (VCCVRM, VCCVRM)
- PCIe/DMI** (VCCVRM, VCCIO, AK18)
- SATA** (VCCVRM, AN11)
- VCCMPHY** (VCCIO, AM18, AM20, AM22, AB22, AT22)


The diagram also shows the connection of the +1.5V_RUN rail to various capacitors and resistors, including C479, C515, C522, C527, C539, and C518. The rail is labeled +1.5V_RUN and has a current of 183 mA. The diagram is labeled "7 OF 11".



Lynx Point (Power)




Lynx Point (GND)




MICRO-STAR INT'L CO.,LTD.

Title			PCH-8 (GND)	
Size	Document Number		Rev	
	MS-16H3		0B	
Date:	Tuesday, May 20, 2014		Sheet	31 of 69


Pannel Device Logic Power




Backlight



Hall Switch




eDP CONN




LCD Module Pin Define

Pin No	Symbol	Description
1	WP	EEPROM Write Protect(Keep open)
2	H_GND	High Speed Ground(0V)
3	eDP_Rx_3N	Complement Signal Link Lane 3
4	eDP_Rx_3P	True Signal Link Lane 3
5	H_GND	High Speed Ground(0V)
6	eDP_Rx_2N	Complement Signal Link Lane 2
7	eDP_Rx_2P	True Signal Link Lane 2
8	H_GND	H_GND
9	eDP_Rx_1N	Complement Signal Link Lane 1
10	eDP_Rx_1P	True Signal Link Lane 1
11	H_GND	H_GND
12	eDP_Rx_0N	Complement Signal Link Lane 0
13	eDP_Rx_0P	True Signal Link Lane 0
14	H_GND	H_GND
15	eDP_AUX_CH_P	True Signal Aux Channel
16	eDP_AUX_CH_N	Complement Signal Aux Channel
17	H_GND	H_GND
18	LCD_VCC	LCD logic and driver power
19	LCD_VCC	LCD logic and driver power
20	LCD_VCC	LCD logic and driver power
21	LCD_VCC	LCD logic and driver power
22	TEST	LCD Test Port
23	LCD_GND	LCD logic and driver ground(0V)
24	LCD_GND	LCD logic and driver ground(0V)
25	LCD_GND	LCD logic and driver ground(0V)
26	LCD_GND	LCD logic and driver ground(0V)
27	eDP_HPDC	HPDC signal pin
28	BL_GND	Backlight ground(0V)
29	BL_GND	Backlight ground(0V)
30	BL_GND	Backlight ground(0V)
31	BL_GND	Backlight ground(0V)
32	BL_ENABLE	Backlight enable
33	BL_PWM_DIM	System PWM signal input
34	SDA	I2C-bus Data
35	SCL	I2C-bus Clock
36	BL_PWR	Backlight power (5~21V)
37	BL_PWR	Backlight power (5~21V)
38	BL_PWR	Backlight power (5~21V)
39	BL_PWR	Backlight power (5~21V)
40	HSYNC	HSYNC output from Tcon

Place Close eDP Connector
Reserve for EMI



LED 8051 Controller



EMI


GND	C718	X	C100p50N0402	LED1_G
GND	C696	X	C100p50N0402	LED1_R
GND	C686	X	C100p50N0402	LED1_B
GND	C721	X	C100p50N0402	LED2_G
GND	C720	X	C100p50N0402	LED2_R
GND	C719	X	C100p50N0402	LED2_B
GND	C724	X	C100p50N0402	LED3_G
GND	C723	X	C100p50N0402	LED3_R
GND	C722	X	C100p50N0402	LED3_B

LED Keyboard Pin Define


Pin 1	VCC_G
Pin 2	VCC_R
Pin 3	VCC_B
Pin 4	LED1_B
Pin 5	LED1_R
Pin 6	LED1_G
Pin 7	LED2_B
Pin 8	LED2_R
Pin 9	LED2_G
Pin 10	LED3_B
Pin 11	LED3_R
Pin 12	LED3_G

KBC(KB3930QFB1)


Hardware Reset




SW Debug (LPC)




2014.3.3 add



ROM



ALLSYSPG




024-F18


MB_ID

MB_ID=1=AMT
MB_ID=0=non-AMT


PU/PD



Keyboard conn




N5A-26F0340-H06




FLASH/ME DEBUG MODE STRA

20140311 add




CARD READER_RTS5170





Pin#	Name	I/O Type	Description
1	RREF	I	Connect external resistor ($6.2K \pm 1\%$) to reference ground
2	DM	I/O	USB D- signal
3	DP	I/O	USB D+ signal
4	3V3_IN	I	3.3V power input
5	CARD_3V3	O	3.3V power for all cards
6	SDREG	O	Internal regulator for SD card. An external capacitor should be connected
7	XD_CD#	I	xD Card Detect (xD_CD#)
8	SP1	I/O	xD Ready Signal (xD_RDY), SD Write Protect (SD_WP) and MS Clock (MS_CLK)
9	SP2	I/O	xD RE# and MS Card Detect (MS_INS#)
10	SP3	I/O	xD CE# and SD Data 1 (SD_DAT1)
11	SP4	I/O	xD_CLE, SD Data 0 (SD_DAT0) and MS Data 7 (MS_D7)
12	SP5	I/O	xD_ALE, SD Data 7 (SD_DAT7) and MS Data 3 (MS_D3)
13	SP6	I/O	xD_WE# and SD Card Detect (SD_CD#)
14	SP7	I/O	xD Write Protect (xD_WP), SD_Data 6 (SD_DAT6) and MS Data 6 (MS_D6)
15	SP8	I/O	xD_Data 0 (xD_D0), SD Clock (SD_CLK) and MS Data 2 (MS_D2)
16	SP9	I/O	xD Data 1 (xD_D1), SD Data 5 (SD_D5) and MS Data 0 (MS_D0)
17	GPIO0	I/O	General purpose input/output with interrupt ability
18	SP10	I/O	xD Data 2 (xD_D2) and SD command signal (SD_CMD)
19	SP11	I/O	xD Data 3 (xD_D3), SD Data 4 (SD_DAT4) and MS Data 4 (MS_D4)
20	SP12	I/O	xD Data 4 (xD_D4), SD Data 3 (SD_DAT3) and MS Data 1 (MS_D1)
21	SP13	I/O	xD Data 5 (xD_D5), SD Data 2 (SD_DAT2) and MS Data 5 (MS_D5)
22	SP14	I/O	xD Data 6 (xD_D6) and MS BS
23	XD_D7	I/O	xD Data 7 (xD_D7)
24	V18	O	Regulated supply voltage ($1.8V \pm 10\%$) from internal 3.3V to 1.8V regulator; supplies internal digital circuits. An external capacitance should be connected

For EMI and Close to RTS5170




TPM



USB3.0 Port-5
USB2.0 Port-8




The schematic diagram illustrates the internal circuitry of the ASM1142 module. Key components include the ASM1142 USB-to-PCI bridge chip, a USB controller (C730), and various passive components like resistors (R504, R505, R506, R507, R508, R509, R510, R511, R512, R513, R514, R515, R516, R517, R518, R519, R520, R521, R522, R523, R524, R525, R526, R527, R528, R529, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900, R901, R902, R903, R904, R905, R906, R907, R908, R909, R910, R911, R912, R913, R914, R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930, R931, R932, R933, R934, R935, R936, R937, R938, R939, R940, R941, R942, R943, R944, R945, R946, R947, R948, R949, R950, R951, R952, R953, R954, R955, R956, R957, R958, R959, R960, R961, R962, R963, R964, R965, R966, R967, R968, R969, R970, R971, R972, R973, R974, R975, R976, R977, R978, R979, R980, R981, R982, R983, R984, R985, R986, R987, R988, R989, R990, R991, R992, R993, R994, R995, R996, R997, R998, R999, R1000, R1001, R1002, R1003, R1004, R1005, R1006, R1007, R1008, R1009, R1010, R1011, R1012, R1013, R1014, R1015, R1016, R1017, R1018, R1019, R1020, R1021, R1022, R1023, R1024, R1025, R1026, R1027, R1028, R1029, R1030, R1031, R1032, R1033, R1034, R1035, R1036, R1037, R1038, R1039, R1040, R1041, R1042, R1043, R1044, R1045, R1046, R1047, R1048, R1049, R1050, R1051, R1052, R1053, R1054, R1055, R1056, R1057, R1058, R1059, R1060, R1061, R1062, R1063, R1064, R1065, R1066, R1067, R1068, R1069, R1070, R1071, R1072, R1073, R1074, R1075, R1076, R1077, R1078, R1079, R1080, R1081, R1082, R1083, R1084, R1085, R1086, R1087, R1088, R1089, R1090, R1091, R1092, R1093, R1094, R1095, R1096, R1097, R1098, R1099, R1100, R1101, R1102, R1103, R1104, R1105, R1106, R1107, R1108, R1109, R1110, R1111, R1112, R1113, R1114, R1115, R1116, R1117, R1118, R1119, R1120, R1121, R1122, R1123, R1124, R1125, R1126, R1127, R1128, R1129, R1130, R1131, R1132, R1133, R1134, R1135, R1136, R1137, R1138, R1139, R1140, R1141, R1142, R1143, R1144, R1145, R1146, R1147, R1148, R1149, R1150, R1151, R1152, R1153, R1154, R1155, R1156, R1157, R1158, R1159, R1160, R1161, R1162, R1163, R1164, R1165, R1166, R1167, R1168, R1169, R1170, R1171, R1172, R1173, R1174, R1175, R1176, R1177, R1178, R1179, R1180, R1181, R1182, R1183, R1184, R1185, R1186, R1187, R1188, R1189, R1190, R1191, R1192, R1193, R1194, R1195, R1196, R1197, R1198, R1199, R1200, R1201, R1202, R1203, R1204, R1205, R1206, R1207, R1208, R1209, R1210, R1211, R1212, R1213, R1214, R1215, R1216, R1217, R1218, R1219, R1220, R1221, R1222, R1223, R1224, R1225, R1226, R1227, R1228, R1229, R1230, R1231, R1232, R1233, R1234, R1235, R1236, R1237, R1238, R1239, R1240, R1241, R1





28 USB3_TXS_P R546 0R1040402 USB31_TX2P_JNC R532 X 0R1040402 USB31_TX2P
28 USB3_TXS_N R547 0R1040402 USB31_TX2N_JNC R533 X 0R1040402 USB31_TX2N

28 USB_PEN R523 0R1040402 USB20_DM2_JNC R518 X 0R1040402 USB20_DM2
28 USB_PEP R524 0R1040402 USB20_TBP_JNC R519 X 0R1040402 USB20_TBP

28 USB3_RXS_P R544 0R1040402 USB31_RX2P_JNC R530 X 0R1040402 USB31_RX2P
28 USB3_RXS_N R545 0R1040402 USB31_RX2N_JNC R531 X 0R1040402 USB31_RX2N




HDMI Repeater




An HDMI Source shall have +5V Power signal over-current protection of no more than 0.5A.

```
HPD_SNK Internal PD 150kohm
```





ADDR1 (CFG)	ADDR0 (EQ)	I2C control bus address (Internal pull down at ~150kΩ, 3.3V I/O)
0	0	0x4C / 4D (default)
0	1	0x5C / 5D
1	0	0xCC / CD
1	1	0xEC / ED

Avoid HDMI Leakage



Display Port




CAD_SNK Have internal Pull down 1Mohm.
 HPD_SNK Have internal Pull down 150kohm.
 No problem with Leakage from DP device
 The DP_PWR and RETURN pins of the box-to-box connectors must support the maximum current rating of 500mA.

Configuration pin for automatic EQ and AUX interception; Internal pull down at ~150k Ohm, 3.3V I/O.
 L: default, automatic EQ enable & AUX interception enable
 H: automatic EQ disable & AUX interception enable
 M: automatic EQ disable & AUX interception disable, no pre-emphasis, 600mVpp swing




Configuration pin for auto test and input offset cancellation, 3.3V IO, internal pull up at ~150K Ohm
 L: default, auto test disable & input offset cancellation enable
 H: auto test enable & input offset cancellation enable
 M: auto test disable & input offset cancellation disable

Programmable input equalization levels; Internal pull down at ~150k Ohm, 3.3V I/O.
 L: default, LEQ, compensate channel loss up to 12dB @ HBR2
 H: HEQ, compensate channel loss up to 15dB @ HBR2
 M: LLEQ, compensate channel loss up to 5dB @ HBR2

EMI Close Connector




Audio CODEC/Audio AMP




APA2051 Pin23: Gain Setting
Speaker Spec: 2.0W(Normal), 2.5W (Max)
 $V_o = (2 \times 4)^{0.5} = 2.828$
 $\text{dB} = 20 \text{LOG}(V_o/V_i)$
 $\text{Gain: } 2.828 \text{Vrms}/1.2 \text{Vrms} = 2.36$
 $7 \text{dB} \approx 20 \text{LOG } 2.36$
 $7 \text{dB} : \text{Setting Pin23 on } 3.1 \text{V}$
(R103:13Kohm, R106:22Kohm)

For 6dB When Using 1.5W (Normal)
(R103:10Kohm, R106:15Kohm)

AMP




Internal Speaker Conn




CPU FAN/BTB CONN


To 16H3A(Audio CONN/USB3.0)




EMI




EMI




CPU FAN




S3 Breath S0 No active




To 16H3B(LED Board)



Same Side




To 16H3C (Power Board)









MICRO-STAR INT'L CO.,LTD.

Title		
CPU FAN/BTB CONN		
Size	Document Number	Rev
	MS-16H3	0B
Date:	Tuesday, May 20, 2014	Sheet 40 of 69

INTEL Clarkville LAN(I218LM)




+3.3V LAN (132mA)



HDD (With Repeater)


+3VRUN:80mA



I98-756010C-T07

HDD GEN3 Repeater


BTB Connector



TI SN75LVCP601RTJR HW Setting

DE1/DE2	CH1/CH2De-Emphasis dB (at 6Gbps)	EQ1/EQ2	CH1/CH2Equalization dB (at 6Gbps)
NC (default)	-4	NC (default)	0
0	0	0	7
1	-2	1	14

DEW1/DEW2	Device Function → DE Width for CH1/CH2
0	De-emphasis pulse duration, short (recommended setting when link operates at SATA 1.5/3/6 Gbps)
1 (default)	De-emphasis pulse duration, long (recommended setting when link operates at SATA 1.5/3 Gbps speed only)



msi

MICRO-STAR INT'L CO.,LTD.

Title

HDD With Repeater

Size

Document Number

MS-16H3

Date

Tuesday, May 20, 2014




Sheet

42 of 69

Rev

0B


SSD/ DGPU FAN



40	NC	No Connect
41	SATA-B+/PERn0	Host receiver differential signal pair
42	NC	No Connect
43	SATA-B-/PERp0	Host receiver differential signal pair
44	NC	No Connect
45	GND	Ground
46	NC	No Connect
47	SATA-A-/PETn0	Host Transmitter differential signal pair
48	NC	No Connect
49	SATA-A+/PETp0	Host transmitter differential signal pair


WLAN /Camera/ClickPad/FP

WLAN




Pin 1	GND	Pin 2	3.3V
Pin 3	USB_D+	Pin 4	3.3V
Pin 5	USB_D-	Pin 6	LED1#
Pin 7	GND	Pin 8	Module Key
Pin 9	Module Key	Pin 10	Module Key
Pin 11	Module Key	Pin 12	Module Key
Pin 13	Module Key	Pin 14	Module Key
Pin 15	N/C	Pin 16	LED2#
Pin 17	N/C	Pin 18	GND
Pin 19	N/C	Pin 20	N/C
Pin 21	N/C	Pin 22	N/C
Pin 23	N/C	Pin 24	Module Key
Pin 25	Module Key	Pin 26	Module Key
Pin 27	Module Key	Pin 28	Module Key
Pin 29	Module Key	Pin 30	Module Key
Pin 31	Module Key	Pin 32	N/C
Pin 33	GND	Pin 34	N/C
Pin 35	PERP0	Pin 36	N/C
Pin 37	PERN0	Pin 38	Clink Reset (I 3.3V)
Pin 39	GND	Pin 40	N/C
Pin 41	PETP0	Pin 42	N/C
Pin 43	PETN0	Pin 44	N/C
Pin 45	GND	Pin 46	N/C
Pin 47	REFCLKP0	Pin 48	N/C
Pin 49	REFCLKN0	Pin 50	N/C
Pin 51	GND	Pin 52	N/C (SUSCLK (32kHz) for DSx)
Pin 53	CLKREQ0#	Pin 54	PERST0#
Pin 55	PEWAKE0#	Pin 56	BT_EN (W_DISABLE2#)
Pin 57	GND	Pin 58	BT_ENTW_DISABLE2#)
Pin 59	N/C	Pin 60	N/C
Pin 61	N/C	Pin 62	N/C
Pin 63	N/C	Pin 64	N/C
Pin 65	N/C	Pin 66	N/C
Pin 67	N/C	Pin 68	N/C
Pin 69	N/C	Pin 70	N/C
Pin 71	N/C	Pin 72	3.3V
Pin 73	N/C	Pin 74	3.3V
Pin 75	GND		

CAMERA



Click Pad




2013.3.2 MPOWER

2014.2.11 for EC ON/OFF,
from EC OD control.


If Non-AMT, R267 stuff.This block no-stuff
If AMT, This block stuff, R267 no-stuff

2A in 2013.3.2 +3.3V_SPI MPOWER



+V1.05M


+V1.05M 2A in 2013.3.2 MPOWER




請靠近 PCH

2013.3.2 for AMT


AMT PWRGD




+3.3V_LAN_PWRGD




+1_05VRUN_PWRGD, AMT used






Battery Select




Battery Charger





System Power

**OCF 13A
MAX 10A
+3VSUS**

**OCF 13A
MAX 10A
+5VSUS**




+1.35VDIMM & +0.675VRUN



+1.05VRUN 3/2 non AMT
 AMT PR131 and PR127 stuff
 non-AMT PR130 and PR126 stuff


+1_05VRUN / +1_5VRUN

**OCP 13A
 MAX 10A**




+1.5VRUN

MAX 2A



msi MICRO-STAR INT'L CO.,LTD.	
Title +1_05VRUN / +1_5VRUN	
Size	Document Number
MS-16H3	
Date:	Tuesday, May 20, 2014
Sheet	50 of 69
Rev	0B


FBVDDQ



CPU Core Power(ISL95812HRZ)


CPU Power (+VCC_CORE)

MAX 95A
TDC 27A




Impedance Connector No PN

EMI/ Impedance




CPU/GPU Holes


MCPU4 H_R200D150




MCPU2 H_R200D150




MCPU3 H_R200D150




MCPU1 H_R200D150




MGPU2 H_R276D169_PB




MGPU4 H_R276D169_PB



MGPU1 H_R276D169_PB



MGPU3 H_R276D169_PB



EMI

SPRING3
X_MECHCU,2.5*5.5*0.1mm

SPRING2
X_E2M-7213211-RH



GND
E2M-7213211-CA7



GND
E2M-2142011-CA7

SPRING1
X_E23-1029060-RH



GND
E23-1029060-CA7

SPRING4
X_E2M-7213211-RH



GND
E2M-7213211-CA7

MYLAR2



E2P-6H23111-Y42

MYLAR

MYLAR3



E2P-6H22711-Y42

MYLAR

RUBBER1



E2Y-6H20712-Y40

RUBBER

RUBBER2



E2Y-6H21312-Y40

RUBBER

RUBBER3



E2Y-6H21312-Y40

RUBBER

BRACKET1



307-6H20111-C22

CPU_BRACKET

BRACKET2



307-6H20111-C22

CPU_BRACKET

BRACKET3



307-6H20211-C22

GPU_BRACKET


MYLAR1



E2P-6H22111-Y42

MYLAR

PCB1









PF0-16H3110-H73


PF0-16H310B-H73

Hannstar: PF0-16H2110-H73


TRIPOD: PF0-16H2110-T53



M1
X_H_R197D118_PT_V3
H_R197D118_PT_V3




M6
X_H_R197D118_PT_V3
H_R197D118_PT_V3




Fan Hole

MH4
H_R197D91
X_ME_ SCREW HOLE




SSD Stand off


MH2
H_R220D146_PTB
E2B-16H2020



MH1
H_R220D146_PTB
E2B-16H2020



MH3
NPTH157
X_NPTH157



UME1



X_HDMI ROYALTY

Y01-RHDMI03-000

For MP

UME2



X_BIOS_LABEL

G51-LA01678-A09

HDMI
Lable

BIOS
Lable

msi

MICRO-STAR INT'L CO.,LTD.

Title

Screw/ME

Size

Document Number

MS-16H3


Rev

0B


Date: Tuesday, May 20, 2014

Sheet 55 of 69

MS-16H2 Power Delivery Chart




MS-16H2 Power on Block Diagram




Power on Sequence

G3 -> S0




S3-> S0




Power down Sequence


S0 -> G3



	MIN	MAX	Units	Description
Ta	30		us	SLP_S4# assertion to SLP_S5# assertion.
Tb	30		us	SLP_S3# assertion to SLP_S4# assertion.
Tc	40		ns	APWROK de-assertion to VCCASW/VCCSPI rails falling.
Tf		500	ms	SLP_S3# assertion to VCCIN(CPU) rail completely off.
Ti	40		ns	PWROK de-assertion to VCCCore (PCH) rail falling (-5% of nominal value).
Tj	5		us	SLP_S3# assertion to VCCCore (PCH) rails falling (-5% of nominal value).
Tk	-100		ns	DRAMPWROK de-assertion to SLP_S4# assertion
Tn	30		us	PLTRST# assertion to CPUPWRGOOD de-assertion.
Tp	500		us	Last SLP_Sx# or SLP_A# assertion to RSMRST# assertion
Tr	10		us	CPUPWRGOOD de-assertion to PCH clock outputs turning off.
Ts	1		us	PCH Clock outputs turning OFF to SLP_S3# assertion.
Tu	40		ns	RSMRST# assertion to VCCSUS rails falling (-5% of nominal value).
Tw	0		ms	SLP_S3# assertion to PWROK de-assertion.

S0 -> S3







Buffers required due to following reasons:


1. Avoid leakage when RR is powered off.
2. Avoid glitches when RR power turns on/off.

Buffer must be with Ioff feature which disables the outputs, preventing damaging current backflow through the device when it is powered down.






Intel Confidential




Sx Support Table				
VCC3V3	PWR_ON_POC_RSTN(U36.4)	Power Mux(U39.5)	Power Mux (U52.5)	
Sx with wake support	Off (optional)	Asserted	Off (EN=0)	Off (EN=0)
Sx w/o wake support	On	Deasserted	On (EN=1)	On (EN=1)
	Off (optional)*	Asserted*	Off (EN=0)*	Off (EN=0)*

Current Consumption Table				
VCC3V3	VCC3V3_RDV_DECAP	VCC1V05	VCC1V05_RDV_DECAP	VCC1V05_CIO
Max Current (A)	1.0	0.07	2.9	1.6
				1.3


3.3V / HV Power MUX



TBT/ DP Switch




3/11 for TBT



```
Power mux will be
on when VCC12V0 >=4.5V and
off when VCC12V0 <=3.4V
Vbe=770mV@Ic=10mA -->
4.5X2.05K/(10K+2.05K) = 0.766V
```

Note:

If generating the 12v from a supply different than 3.3v - resistors values of R52 and R53 should be different
Example: If VCC12V0 is boosted from 5V, the R52 is 10K ohm and R53 is 1K ohm



History

0B: Hardware part

- 01. Remove All GAP for power parts.
- 02. Add 3V3_NV part for leakage
- 03. Change cardreader PN.
- 04. Change BTB PN
- 05. Change SPDIF/ Audio Jack PN
- 06. R116 unstuff, R117 stuff.
- 07. R346 unstuff
- 08. Remove SUBWOOFER
- 09. Add one more AMP for SPK

0B: Power part

- 01. PR33 2.2Kohm R11-0222T12-W08
- 02. PC29 82pF/50V C11-8201012-W08
- 03. PC30 100pF/16V C11-1011032-W08
- 04. PR34 unstuff
- 05. PC32 unstuff
- 06. PR27 2.7Kohm R11-0272T12-W08
- 07. PR90 8.06Kohm R11-8061T12-W08
- 08. PR32 910Rohm R11-0911T12-W08
- 09. PC27 560pF/16V C11-5611812-W08
- 10. PR31 80.6Kohm R11-8062T12-W08
- 11. PR23 21Kohm R11-0213T12-W08
- 12. PR88 6.8Mohm R11-0685T13-W08
- 13. PR8 453Rohm R11-4530T22-W08
- 14. PC19 unstuff
- 15. PR6 unstuff
- 16. PR140 100Kohm R11-0104T12-W08
- 17. PR145 93.1Kohm R11-9312T12-R01
- 18. PR143 15Kohm R11-0153T12-W08
- 19. PR124 95.3Kohm R11-9532T12-W08
- 20. PR86 28.7Kohm R11-2872T12-W08
- 21. PC69, PC70 change to 1206 package
- 22. PR88 6.8Mohm R11-0685T13-W08